Principles of VLSI RTL Design [electronic resource]: A Practical Guide / by Sanjay Churiwala, Sapan Garg.
Tipo de material: TextoDescripción: XIV, 206p. 95 illus. online resourceISBN: 9781441992963 99781441992963Tema(s): Engineering | Engineering | COMPUTER, AIDED ENGINEERING (CAD, CAE) AND DESIGN | COMPUTER AIDED DESIGN | CIRCUITS AND SYSTEMS | SYSTEMS ENGINEERINGClasificación CDD: 621.3815 Recursos en línea: Haga clic para acceso en línea Resumen: In the process of integrated circuit design, front-end activities start with a register transfer level (RTL) description, of the functionality desired from the IC. During subsequent steps in the design flow, issues may arise related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc. which are a function of the way the RTL was originally written. As a result, RTL designers need to take care of many aspects which can have impact on later steps in the design process. Since RTL design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains those various aspects, their significance, what caution needs to be taken during RTL design and why. Readers will benefit from a highly practical approach to the fundamentals of uncertainties around functionality, clock domain crossing and clock synchronization, design for test and testability, power consumption, static timing analysis, timing exception handling, and routing congestion. Hopefully, this book will find its place in the hearts and minds of anyone who generates RTL code. This includes RTL designers as well as those writing tools that generate RTL. Relatively new RTL designers will find this book to be a single-source of interesting, rich and useful knowledge.� Experienced RTL designers will be able to appreciate and cement some already known concepts, given the focus on practical situations encountered in real designs. * Provides a highly accessible, single-source reference to all key topics essential to an RTL designer; * Describes in detail specific actions/cautions that designer needs to consider in design to avoid problems in downstream implementation; * Covers content based on practical experience with numerous real designs from large semiconductor design companies.Tipo de ítem | Ubicación actual | Colección | Signatura | Info Vol | Copia número | Estado | Fecha de vencimiento | Código de barras | Reserva de ítems |
---|---|---|---|---|---|---|---|---|---|
DOCUMENTOS DIGITALES | Biblioteca Jorge Álvarez Lleras | Colección / Fondo / Acervo / Resguardo | 621.3815 223 (Navegar estantería) | Ej. 1 | 1 | Disponible | D000630 |
Navegando Biblioteca Jorge Álvarez Lleras Estantes, Código de colección: Colección / Fondo / Acervo / Resguardo Cerrar el navegador de estanterías
621.38132 S334c Circuitos electrónicos: discretos e integrados/ | 621.38132 T454c Circuitos y señales: Introducción a los circuitos lineales y de acoplamiento/ | 621.381325 G713c Circuitos amplificadores/ | 621.3815 223 Principles of VLSI RTL Design | 621.3815 A333e Electronics and electron devices/ | 621.3815 A48s Simulación electrónica con PSPICE/ | 621.3815 B593e 3a.ed Electrónica digital/ |
In the process of integrated circuit design, front-end activities start with a register transfer level (RTL) description, of the functionality desired from the IC. During subsequent steps in the design flow, issues may arise related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc. which are a function of the way the RTL was originally written. As a result, RTL designers need to take care of many aspects which can have impact on later steps in the design process. Since RTL design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains those various aspects, their significance, what caution needs to be taken during RTL design and why. Readers will benefit from a highly practical approach to the fundamentals of uncertainties around functionality, clock domain crossing and clock synchronization, design for test and testability, power consumption, static timing analysis, timing exception handling, and routing congestion. Hopefully, this book will find its place in the hearts and minds of anyone who generates RTL code. This includes RTL designers as well as those writing tools that generate RTL. Relatively new RTL designers will find this book to be a single-source of interesting, rich and useful knowledge.� Experienced RTL designers will be able to appreciate and cement some already known concepts, given the focus on practical situations encountered in real designs. * Provides a highly accessible, single-source reference to all key topics essential to an RTL designer; * Describes in detail specific actions/cautions that designer needs to consider in design to avoid problems in downstream implementation; * Covers content based on practical experience with numerous real designs from large semiconductor design companies.
No hay comentarios en este titulo.